Notice
Recent Posts
Recent Comments
Link
| 일 | 월 | 화 | 수 | 목 | 금 | 토 |
|---|---|---|---|---|---|---|
| 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| 15 | 16 | 17 | 18 | 19 | 20 | 21 |
| 22 | 23 | 24 | 25 | 26 | 27 | 28 |
| 29 | 30 |
Tags
- 캐시 사이드채널
- cache side-channel
- transient execution attack
- prime abort
- clflush
- depthwise separable convolution
- depth-wise convolution
- dilated convolution
- mean pooling
- side-channel
- PRIME+PROBE
- 의존성
- min pooling
- down sampling
- 프라임 프로브
- 캐시사이드채널
- PRMIE ABORT
- 사이드채널
- cache side channel
- Logical address
- 캐시 사이드 채널
- depthwise convolution
- out-of-order
- depth-wise separable convolution
- 프라임프로브
- PRIME+ABORT
- 부채널 공격
- cpu
- down-sampling
- 로스함수
Archives
- Today
- Total
목록prime abort (1)
컴공과블로그
Prime+Abort : A Timer-Free High-Precision L3 Cache Attack using Intel TSX
Disselkoen, Craig, et al. "{Prime+ Abort}: A {Timer-Free}{High-Precision} L3 Cache Attack using Intel {TSX}." 26th USENIX Security Symposium (USENIX Security 17). 2017. https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/disselkoen Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX | USENIX Open Access Media USENIX is committed to Open Access ..
논문/Cache Side-channel
2023. 11. 29. 00:07